

WHAT IS CLAIMED IS:

- 1 1. A method comprising:
 - 2 identifying portions of a model as being either critical to a
 - 3 real-time execution of the model or non-critical to a real-time
 - 4 execution of the model; and
 - 5 generating code that is capable of real-time execution based
 - 6 on the critical portions of the model.
- 1 2. The method of claim 1 wherein non-critical portions are post-
- 2 processing units.
- 1 3. The method of claim 2 wherein post-processing units are
- 2 logical units of the model that have no data outputs that feed
- 3 non-post-processing sections of the model.
- 1 4. The method of claim 1 wherein generating further comprises
- 2 establishing an inter-process communication link between the code
- 3 and the non-critical portions of the model.
- 1 5. The method of claim 4 further comprising receiving output
- 2 from the code via the inter-process communications link.
- 1 6. The method of claim 5 further comprising executing the code
- 2 on a target processor.
- 1 7. The method of claim 5 further comprising processing the
- 2 output in the non-critical portions of the model.
- 1 8. A computer program product residing on a computer readable
- 2 medium having instructions stored thereon which, when executed by
- 3 a processor, cause the processor to:

4 identify portions of a model as being either critical to a
5 real-time execution of the model or non-critical to a real-time
6 execution of the model; and

7 generate code that is capable of real-time execution based on
8 the critical portions of the model.

1 9. A processor and a memory configured to:

2 identify portions of a model as being either critical to a
3 real-time execution of the model or non-critical to a real-time
4 execution of the model, and

5 generate code that is capable of real-time execution based on
6 the critical portions of the model.

1 10. A method comprising:

2 specifying a model, the model including sections, a first
3 subset of the sections designated post-processing unit sections
4 and a second subset of the sections designated as core processing
5 unit sections; and

6 generating software source code for the model with a code
7 generator using the second subset.

1 11. The method of claim 10 wherein the post-processing unit
2 sections are logical units of the model that have no data outputs
3 that feed core processing unit sections.

1 12. The method of claim 10 further comprising:

2 linking the code to the first subset of sections through an
3 inter-process communication link; and

4 executing the code on a target processor.

1 13. The method of claim 10 wherein specifying the model comprises
2 receiving a user input through a graphical user interface (GUI).

1 14. The method of claim 10 wherein generating comprises applying
2 a set of software instructions resident in the code generator to
3 the second subset.

1 15. The method of claim 12 further comprising:
2 receiving output from the code via the inter-process
3 communications link; and
4 processing the output in the first subset.

1 16. A system comprising a graphical user interface (GUI) adapted
2 to receive user inputs to specify components of a model, the
3 components containing a first subset of sections designated as
4 post-processing elements of a model and a second subset of
5 sections designated as core elements of the model.

1 17. The system of claim 16 further comprising an automatic code
2 generator to generate code capable of real-time execution based on
3 the second subset of the sections.

1 18. The system of claim 17 wherein the second subset includes
2 elements representing essential computational components of the
3 model.

1 19. The system of claim 16 further comprising a link to provide
2 inter-process communication between the code and the first subset
3 of sections of the model.

1 20. The system of claim 19 wherein the first subset is non-real
2 time post-processing sections.

1 21. The system of claim 16 wherein the automatic code generator
2 comprises a set of pre-defined instructions resident in the
3 automatic code generator to generate code corresponding to the
4 second subset.

1 22. The system of claim 21 wherein the code is C programming
2 language.

1 23. The system of claim 16 further comprising a compiler for
2 compiling the code for a target processor.

1 24. A method comprising:

2 receiving user input through a graphical user interface (GUI)
3 specifying a block diagram model, the block diagram model
4 including sections, a first subset of the sections designated
5 post-processing unit sections and a second subset of the section
6 designated as core processing unit sections;

7 generating software source code for the block diagram model
8 with a code generator using the second subset;

9 linking the software source code to the first subset via an
10 inter-process communication link; and

11 compiling the software source code into executable code.
12

1 25. The method of claim 24 further comprising executing the
2 executable code on a target processor.

1 26. A computer program product residing on a computer readable
2 medium having instructions stored thereon which, when executed by
3 the processor, cause the processor to:

4 specify a model, the model including sections, a first subset
5 of the sections designated post-processing unit sections and a
6 second subset of the section designated as core processing unit
7 sections; and

8 generate software source code for the model with a code
9 generator using the second subset.

1 27. The computer program product of claim 26 wherein the computer
2 readable medium is a random access memory (RAM).

1 28. The computer program product of claim 26 wherein the computer
2 readable medium is read only memory (ROM).

1 29. The computer program product of claim 26 wherein the computer
2 readable medium is hard disk drive.

1 30. A processor and a memory configured to:

2 specify a block diagram model, the block diagram model
3 including data having internal pre-defined data storage classes
4 and external custom data storage classes; and

5 generate software source code for the block diagram model
6 with a code generator using the internal predefined data storage
7 classes and the external custom data storage classes.

1 31. The processor and memory of claim 30 wherein the processor
2 and the memory are incorporated into a personal computer.

1 32. The processor and memory of claim 30 wherein the processor
2 and the memory are incorporated into a network server residing in
3 the Internet.

1 33. The processor and memory of claim 30 wherein the processor
2 and the memory are incorporated into a single board computer.

1 34. A computer program product residing on a computer readable
2 medium having instructions stored thereon which, when executed by
3 the processor, cause the processor to:

4 receive user input through a graphical user interface (GUI)
5 specifying a block diagram model, the block diagram model
6 including sections, a first subset of the sections designated
7 post-processing unit sections and a second subset of the section
8 designated as core processing unit sections; and

9 generate software source code for the block diagram model
10 with a code generator using the second subset;
11 link the software source code to the first subset via an
12 inter-process communication link; and
13 compile the software source code into executable code.

1 35. A processor and a memory configured to:
2 receive user input through a graphical user interface (GUI)
3 specifying a block diagram model, the block diagram model
4 including sections, a first subset of the sections designated
5 post-processing unit sections and a second subset of the section
6 designated as core processing unit sections; and
7 generate software source code for the block diagram model
8 with a code generator using the second subset;
9 link the software source code to the first subset via an
10 inter-process communication link; and
11 compile the software source code into executable code.